Abstract: Cu 2 S-CdS junctions of the polycrystalline material layers have been examined by combining the capacitance deep level transient spectroscopy technique together with white LED light additional illumination (C-DLTS-WL) and the photo-ionization spectroscopy (PIS) implemented by the photocurrent probing. Three types of junction structures, separated by using the barrier capacitance characteristics of the junctions and correlated with XRD distinguished precipitates of the polycrystalline layers, exhibit different deep trap spectra within CdS substrates.
Introduction
CdS and Cu 2 S compounds are of great interest owing to their unique properties in variation of the stoichiometric composition, due to nanocrystal morphology, valence states and their potential applications in numerous fields [1, 2] . Copper sulfide (Cu 2 S), as a p-type semiconductor, has recently attracted considerable scientific and technological interest as a promising material in applications of solar cells [3, 4] . Cadmium sulfide CdS is also a widely used material with many advanced OPEN ACCESS technological applications-much research interest comprises the possible applications of CdS in fabrication of various optoelectronic devices [5] based on CdS polycrystalline films, which are obtained by various methods. Several techniques, such as solid state reactions (dry processing) [6] , vacuum evaporation [7] , sputtering [8] , spray pyrolysis [9] and sulfurization of Cu films [10] have been applied for the production of Cu 2 S films on CdS substrate. Particularly, Cu 2 S-CdS heterojunction nanostructures were used for obtaining core-shell nanowire devices [11] with photovoltaic applications. These nanowire photovoltaic cells exhibit relative stability, enabling excellent charge separation with minimal minority carrier recombination. Thus, spectroscopic data on polycrystalline CdS layers is desirable to predict optoelectronic and radiative features of these materials.
In this work, the polycrystalline films containing heterostructures formed by dry deposition method [12] have been investigated. The heterostructures were formed by employing a substitution technique when a layer of copper sulfide is formed directly on the substrate layer of CdS during heat treatment using a pre-printed copper chloride film formed by evaporation in vacuum. This technology is promising due to low cost, easy processibility, the possibility of large area fabrication together with satisfactory structure quality. However, such a heterojunction made of p-type Cu 2 S and n-type CdS is a rather complicated system because of the interface between two materials with different electron affinities, band gaps and polycrystalline structure. The lattice mismatch and inter-diffusion of components cause defects at or near the interface that strongly affect the junction properties. In particular, there appears to be a Cu diffusion into the CdS layer adjacent to the interface, which leads to a stoichiometry changing of Cu x S layer and may cause a shunting effect within the CdS layer [13] . Due to polycrystalline material and the lattice mismatch between the material components, a large density of trapping and recombination centers appears. These disordered material areas cause the effect of photo-induced modulation of the junction potential barrier. In this work, to evaluate an impact of traps on parameters of substrate CdS layers, spectra of deep traps have been examined by combining the capacitance deep level transient spectroscopy technique together with white LED light additional illumination (C-DLTS-WL) and the photo-ionization spectroscopy (PIS) implemented by probing of the DC photocurrent changes [14] .
Samples of the Polycrystalline CdS-Cu 2 S Layered Structures
The layered structures were produced together with a rear electrode. The back electrode was obtained by deposition of a transparent 100 nm thick SnO 2 layer on glass substrate in vacuum. The CdS layer was deposited by evaporation in vacuum of pure CdS powder. The deposition rate was about of 0.3 μm/min, and a glass substrate was held at about 200 °C during deposition. A thin CdS layer of thickness less than 10 μm was not sufficient to prevent the shunting problem. So, the evaporation time was varied from 60 to 80 min to get a thick enough (15-26 μm) CdS layer. Enhancement of the CdS layer thickness leads to an unacceptable increase of the base region resistivity, thereby, a 20-24 μm thick CdS region was found to be optimal. Thermal anneal in vacuum at T = 450 °C for 30 min was exploited after deposition of CdS base region to perform the re-crystallization of the as-deposited CdS layer. Thermal treatment induces an increase of the crystallite size and a reduction of the crystal defects density [15] . These CdS substrate layers were examined by photo-ionization spectroscopy (PIS). For these measurements, a top electrode was made as a pressed metallic contact.
The top-layer of the Cu 2 S-CdS junction structure was formed directly from the base layer of CdS [12] during heat treatment with a pre-printed copper chloride film. There, a thin layer of CuCl (up to 1 μm thick) was evaporated onto the CdS film. The source and substrate temperature were kept at 600 °C and 250 °C, respectively. Then, samples were heated at 200 °C for 4 min in a vacuum chamber. The processed films were washed in distilled water to remove the CdCl 2 layer formed in the reaction. The thickness of Cu 2 S layer is manipulated by varying of CuCl deposition time. The substitution reaction duration was fixed for 4 min, during which all the CuCl layer was reacted. The thickness of the Cu 2 S layer is determined by the initial thickness of the CuCl source-layer. Thus, the employed regimes, varying the CuCl evaporation time from 4 to 12 min, enabled us to change the thickness of Cu 2 S layer in the range from 200 to 1000 nm. These junction structures were employed for capacitance deep level transient spectroscopy (C-DLTS). As most of the Cu 2 S-CdS junction structures exhibited full depletion even at the smallest reverse voltages due to a lack of free carriers, the routine DLTS measurements were performed at steady-state bias illumination using white LED light (C-DLTS-WL).
Measurement Techniques and Regimes
The barrier evaluation by linearly increasing voltage (BELIV) pulsed technique [16, 17] was applied to separate the junction structures by the controlling of free carrier densities and generation currents within the CdS base region. Three types of samples had been distinguished by using the barrier capacitance characteristics of the junctions. Steady-state illumination determines photo-ionization of deep traps and, thus, an enhancement of free carrier density in the neutral region. This leads to an increase of barrier capacitance value due to enhancement of effective doping C b0 (N Def ) = (εε 0 S densities, respectively). This result qualitatively correlates with changes of Cu 2 S-CdS junction characteristics under illumination, published in [13] . In our experiments, changes of barrier capacitance were obtained to be different (Figure 1 ) for the separated types of samples. In type-I samples, barrier capacitance is nearly independent of voltage, and these junctions behave like a capacitor due to a lack of free carriers. For steady illuminated samples of type-II and type-III, barrier capacitance increases relative to that value measured in the dark. This observation indicates a recovery of the junction under steady-state illumination.
Substrate temperature and layer deposition duration were the main parameters varied during the heterojunction formation process. The thickness of the base layer defines its resistivity and the size of the formed microcrystals. Samples with the thicker base CdS layer showed capacitance transients specific for type-I samples. The separated types of samples (characterized by inherent BELIV transients) also correlate with Cu x S layer thickness. The BELIV characteristics are close to those inherent for the type-II samples containing the thicker Cu x S layer. The revealed differences in doping and trap densities leading to significant variations of electrical characteristics of the junctions are caused by layer deposition regimes influencing the layer thickness, composition and structure.
The stoichiometric defects over Cu 2 S and CdS layers were resolved within XRD patterns. The XRD study indicated that type-II samples contain a larger amount of Cu x S phase precipitates than type-III samples. Type-II samples were fabricated at the longest deposition time t dep and the highest temperature T sb . In this work, the spectral measurements have been performed for different types of junction structures to identify specific deep traps according to published signatures. The C-DLTS measurements were performed by using a commercial spectrometer SemiTrap DLS-82E manufactured by SemiLab, Hungary. The sample was mounted within a liquid nitrogen immersion cryo-chamber. The correctness of the mounting circuit and a state of electrodes was controlled by C-V measurements. Also, C-V results obtained in the dark and with bias illumination are routinely employed for evaluation of the barrier capacitance and of the densities of traps. As revealed from BELIV characteristics, most of the Cu 2 S-CdS junction structures exhibited a full depletion condition even at the smallest reverse voltages. Then, a routine C-DLTS instrument and measurement regimes are non-applicable. Therefore, a steady-state bias illumination using white light LED with an emission wavelength in the range of 400-700 nm, mounted inside the cryo-chamber, has been employed. Thereby, the capacitance deep level transient technique is modified by using an optically induced conductivity regime [18] , i.e., the C-DLTS-WL technique is implemented in our measurements. Measurements of deep trap spectra have been implemented by C-DLTS-WL on CdS-Cu 2 S junction structures for the probing frequency range of 0.1-2.5 kHz. The base region of the junction (i.e., CdS layer) is then examined. For separation of the overlapping DLTS peaks, the approximation of mono-exponential peaks close to Gaussian shape has been used, like that installed within the commercial software of the DLS-82E spectrometer. The shift of simulated overlapping peaks by varying probing frequency is reproduced right enough to identify traps, as published in the literature. This approach had been verified on Si junctions when DLTS spectra are complicated due to the simultaneous action of several known traps.
To verify the spectral structure of deep traps and to search peculiarities of thermally (C-DLTS-WL) and optically induced carrier transitions, the single layer (CdS) and samples with junction structures were investigated by using the photo-ionization spectroscopy (PIS) technique, where either DC photo-current or barrier capacitance charging current is probed. The photo-ionization spectra are recorded by using the 150 W halogen lamp light source, and the spectrum is dispersed by double-way monochromator. A sample is usually mounted in liquid nitrogen cryostat to reduce a leakage current.
The photo-ionization spectra have been analyzed by using a δ-potential deep center approach, known as the Lucovsky model [19] . The red-threshold of the photo-activation energy E Mo , ascribed to a deep center M, and values of the photo-ionization cross-section σ p have been extracted by using the Lucovsky approach, expressed as
]/(hν) 3 . Here, hν is the photon energy, and A MC is a multiplicative factor dependent on parameters of the initial (M) and final (C) states. Excess carrier density n ex generated by photo-ionization is determined by the absorption coefficient α(hν) = σ p (hν) n M , which is proportional to a density of filled traps n M , and by the surface density of the incident photons F ν , as n ex (hν) = α (hν) F ν = σ p (hν) n M F ν [14, 20] . In a depleted diode base, the photo-generated excess carriers induce a current i, which is determined by carrier drift time τ dr = d 2 /µU R and, consequently, by parameters of the elementary charge e, of carrier mobility µ, of junction area S and of base thickness d, expressed as i(hν) = en ex (hν) SµU R /d. Thereby, measured values of photo-induced current represent a step-like spectrum of carriers (and of σ p (hν)) photo-excited from/to definite deep levels, as F ν is kept constant. The spectral steps are simulated and assumed to be resolvable when amplitudes of the photoresponse signals differ about two times, like in the Rayleigh's criterion for spectral lines.
Results and Discussion
The blocking junction of Cu 2 S-CdS for the majority carriers has been qualitatively tested by varying the polarity of the applied voltage and by measurements of pulsed barrier charging current transients induced by linearly increasing voltage (BELIV- [16, 17] ). The inherent shapes for the reverse biased BELIV transients (Figure 1 ) indicate that the high resistivity layer exists in the n-type conductivity CdS. The initial peak (Figure 1 ) of the barrier capacitance charging current is inherent for the reverse biased junction, followed by the descending current component due to the charge extraction determined reduction of the barrier capacitance when depletion width increases with voltage during a LIV pulse.
Three types of BELIV transients, associated with CdS polycrystal properties, have been obtained over the sets of Cu 2 S-CdS samples investigated in the dark. The square-wave shape BELIV transients are inherent for the I-type samples. These I-type BELIV transients imply the insulator-specific state of the base material, which lacks free carriers. For the II-type samples, the generation current component is pronounced within the rearward wing of the transient due to the carrier emission from deep traps. For the III-type samples, the barrier charging current peak prevails, which is accompanied with the descending current component due to charge extraction. For steady illuminated samples of type-II and type-III, barrier capacitance increases relatively to that value measured in the dark. This observation indicates a recovery of the junction under steady-state illumination. For the illuminated structure, the initial barrier capacitance charging current decreases with the enhancement of reverse voltage due to the widening of the depleted layer. However, the thermal emission current, which increases due to traps within the enhanced depleted volume, prevails within the rearward wing of the BELIV pulse. This indicates that all the investigated junction types exhibit a wide spectrum of defects acting as carrier capture/generation centers. Presence of a high density of carrier generation centers is additionally confirmed by differences in capacitance-voltage (C-V) characteristics. The observed differences over the BELIV transient shapes were explained [16, 17] , assuming variation of relative densities of dopants (which form shallow levels) and carrier capture centers (associated with deep levels). The value of the free carrier density of the n 0 = 1.5 × 10
is estimated for junctions of II-and III-type, and it determines concentration of shallow traps. For the I-type samples, a geometrical capacitance C g can be only evaluated, which was found to be C g = 3 nF, and this C g value is in agreement with independently measured thickness d and probed area S of the CdS layer.
The intensity of the white LED was insufficient to get measurable DLTS signal on samples of I-type, containing the smallest equilibrium carrier density and exhibiting the capacitor-like BELIV and C-V characteristics. For the samples containing the II-type and the III-type junctions, the white light of LED illumination induces a stationary domain of the excess carriers, which make a virtual cathode and, thus, enables measurements of barrier capacitance changes due to the carrier thermal emission from deep levels. The C-DLTS-WL spectra obtained on samples of the II-and III-type are shown in Figure 2 . For the samples of II-type (Figure 2a) , four overlapping peaks (Figure 2c ) can be resolved. To identify prevailing traps, the experimentally measured spectra were simulated by Gaussian shape curves, like as in [21] , to extract the DLTS signatures. It can be noticed that peaks at 138 K, at 157 K, at 183 K and at 225 K comprise a temperature scanned DLTS spectrum. The shifts of these peaks under varied lock-in amplifier frequency in the range of 1.5-2.5 kHz are in good agreement with predictable peak variations within routine DLTS spectroscopy. The range of DLTS signal filtering frequencies implies rather fast carrier emission times in samples of the II-type.
A more complicated DLTS-WL spectrum appears for samples of the III-type (Figure 2b ). There, peaks associated with majority (at 205 K, at 232 K and at 255 K) carrier traps are present. A shift of these peaks with varied filtering frequency is also observable. However, thermal emission lifetimes in samples of the III-type are a little bit longer than those deduced from the peak shifts in samples of the II-type. The DLTS signatures are again extracted after the simulated peaks are fitted to the experimental ones for the majority carrier traps.
The Arrhenius plots (Figure 2d ) using DLS-82E software have been made using the data obtained for variations of each peak temperature position ascribed to filtering frequency. Then, activation energy values have been extracted and listed in Table 1 . Peaks from E 1 to E 4 were associated with electron traps, according to literature data [22] [23] [24] [25] [26] [27] published for polycrystalline CdS. Also, DLTS peaks were analyzed using literature data for crystalline CdS and correlated with those for polycrystalline CdS. The photo-ionization spectra measured for all the separated types of samples are shown in Figure 3 . These spectra were recorded at room (solid blue line) and liquid nitrogen (dash green line) temperatures. It can be noticed that the BELIV separated types of samples are corroborated by different structure of the PIS spectra. Namely, the I-type junction samples contain the richest structure of traps with different photo-ionization activation energies (Figure 3a) , and at least three steps can be easily distinguished using the Lucovsky approach. The II-type samples (Figure 3b ) exhibit a two-three step structure of the measured PIS spectrum. Also, two-three PIS peaks can be resolved within the spectrum of the III-type samples (Figure 3c ). The position of steps within each PIS spectrum is listed in Table 2 . Activation energy values have been extracted on the basis of the fitted PIS steps by varying the red-threshold values within simulated electron-photon cross-section spectral variation curves. The obtained values of activation energy are listed in Table 2 . The red-threshold activation energy values, extracted using the Lucovsky model, are also denoted in Figure 3 . Leakage current, due to simultaneous thermal emission from different traps, increases a pedestal of the PIS signal significantly. Therefore, extraction of the activation energy for deep traps is more reliable using those PIS measured at 77 K temperature, while the existence of these peaks is clearly confirmed within PIS spectra measured at room temperature. Also, low temperature measurements are preferential, as an impact of the phonon-electron interactions are efficiently reduced with a decrease of temperature.
The combined analysis of the extracted values of DLTS and PIS peaks has been performed keeping in mind that DLTS directly represents thermal activation energy, while photo-ionization transitions are probable only from those filled to the empty levels. The correlated values of activation energies for thermal and photo-emission of carrier transitions are presented in Table 3 . [23, 26] Shallow levels identified by DLTS spectroscopy were not observable in PIS spectra, as PIS steps are hidden by absorption edge transitions for enhanced energy photons. The coincidence of DLTS and PIS activation energy has been obtained only for the level with an activation energy E = 0.34 ± 0.04 eV.
A trap with such an activation energy is ascribed in the literature [22] [23] [24] [25] [26] [27] to Cu impurities in CdS polycrystalline material. Deeper levels with an activation energy of 0.9 and 1.34 eV, identified by PIS measurements and observed in all the separated types of samples, can be associated with electron and hole traps, known as recombination centers in CdS crystals [28] .
Summary
Three types of the Cu 2 S-CdS junction structures, separated by using the barrier capacitance characteristics of the junctions and correlated with XRD distinguished structural composition of the polycrystalline layers containing different Cu x S precipitates, exhibit different deep trap spectra within CdS substrates. Namely, the I-type junction samples, having the smallest free carrier densities and the largest concentration of traps, as deduced from BELIV transients, contain the richest structure of traps with different photo-ionization activation energies. The II-type and III-type samples exhibit the two-three step structure of the measured PIS spectrum. The C-DLTS-WL spectra can be recorded only in the samples of II-and III-type. There, only traps of the majority carriers have been distinguished in DLTS. The same level with activation energy E = 0.34 ± 0.04 eV has been identified by DLTS and PIS measurements. A trap with such an activation energy is ascribed to Cu impurities in CdS polycrystalline material. Deeper levels with an activation energy of 0.9 and 1.34 eV, identified by PIS measurements and observed in all the separated types of samples, can be associated with carrier traps, known as recombination centers in CdS material. The combined examination of the deep traps modified characteristics, by using barrier capacitance charging current, thermal-and photo-ionization spectroscopy techniques, appeared to be sufficient to separate the different sample types formed by slightly different layer deposition conditions.
